Test pattern generation for timing-induced functional errors in hardware-software systems

نویسندگان

  • Srikanth Arekapudi
  • Fei Xin
  • Jinzheng Peng
  • Ian G. Harris
چکیده

Y% Z ) Q @6@ Z [BC\)]_^` ,J / />* a @ b /> c 0 45 d ". 8 e>D Q" fg Q @L+6 : 0 8fg Q c6 756 + h6 Xji. D 0 kl 0 / m75A9fg b + 8,J n>D o". p 8 / q / -,.L / #" ( 0 " 0(* ) @ ) r @ Q 06P / e /> ". @6 m, cs@7 (?6 / -,t Z"J 6 m,. h @ (* m & u". rf2>? 0>efg # Q 0 D 6 vX \)>D ' )(* + 8 # r 8 / Z < Q 0w (* / Q 0"Zs@7q /> o 6 x,@ ) @ # v 0 @6 6e U6y60(@z{ @ 3 8 d7c N fj n>D h n>D 9Bh\#]<^| v P 0 }s0 (?6 0"Zs@7Z t". @6 m, ) @ < Z . 0>? 45 q 6 m, 3 kl 0 3 & Q 0" ( % /

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Test generation for hardware-software covalidation using non-linear programming

Hardware-software covalidation involves the cosimulation of a system description with a functional test sequence. Functional test generation is heavily dependent on manual interaction, making it a time-consuming and expensive process. We present an automatic test generation technique to detect design errors in hardwaresoftware systems. The design errors targeted are those caused by incorrect sy...

متن کامل

Adding Timing Analysis to Functional Design to Predict Implementation Errors

The classical V-cycle methodology for the design of embedded automotive systems is typically implemented by a sequence of steps, from a functional specification down to the implementation at the programming level with the support of an RTOS. The validation of the design is a complex task that consists of analyzing and verifying by testing both functional and non-functional requirements. An impo...

متن کامل

A validation fault model for timing-induced functional errors

The violation of timing constraints on signals within a complex system can create timing-induced functional errors which alter the value of output signals. These errors are not detected by traditional functional validation approaches because functional validation does not consider signal timing. Timing-induced functional errors are also not detected by traditional timing analysis approaches bec...

متن کامل

An aspect-oriented, model-driven approach to functional hardware verification

The cost of correcting errors in the design of an embedded system’s hardware components can be higher than for its software components, making it important to test as early as possible. Testing hardware components before they are implemented involves verifying the design through either formal or more commonly, simulation-based functional verification. Performing functional verification of a har...

متن کامل

Test Pattern Generation Using Pseudorandom Bist

Pseudorandom built-in self test (BIST) generators have been widely utilized to test integrated circuit and systems. In this Project an accumulator-based-3 weight test pattern generation scheme is presented and proposed scheme generates set of test patterns with weights 0, 0.5 and 1. These accumulators are mostly found in current VLSI chips and that the scheme can be efficiently to drive the har...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001